


250W PWM high efficiency power audio amplifier

Features

- Output power 2 x 70W / 1 x 250W @ THD<1%
- PWM output
- ±30V supply voltage (Max)
- Stand-by
- Mute
- Protections against short circuit across the load
- Chip thermal protection
- External temperature sensor possibility
- Thermal warning pins
- Adjustable clip detector pin

Description

The TDA7570 is a switchmode power audio amplifier with differential inputs and PWM output.



The maximum output current and voltage swing are depending by the output circuitry (power supply, external power transistors and sensing resistors). The device can work as a stereo single-ended channels or a mono bridge power amplifier.

Table 1. Device summary

Order code	Package	Packing
TDA7570	HiQUAD64	Tray

Contents TDA7570

Contents

1	Bloc	ck and simplified application diagram	3
2	Pin (description	4
3	Elec	trical specifications	7
	3.1	Absolute maximum ratings	7
	3.2	Thermal data	7
	3.3	Electrical characteristics	7
	3.4	Notes on the electrical schematic shown in Figure 3	. 11
		3.4.1 Main characteristics	11
4	Fund	ctions, pins and components description	. 12
	4.1	Components with critical placement and type:	. 12
	4.2	Input capacitors	. 12
	4.3	Short circuit protection current calculation	. 12
	4.4	External thermal protection network	. 13
	4.5	Gate driving network	. 13
	4.6	External connections	. 13
5	Pack	kage informations	. 15
6	Revi	ision history	16

Block and simplified application diagram 1

FEED L IN 5V DIG 13 CHANNEL LEFT HSD + PROTECTIONS SPI2 IN L-LEFT CHANNEL SIGNAL PROCESSING 18 GPL 17 GPLS 22 GNLS INTERFACE OUTPUT LOWPASS FILTER 33 I-OFCLK OUT LEFT osc 34 21 GNL CHANNEL LEFT LSD + PROTECTIONS 23 SNL2 30 CLIP 31 CD SNL1 38 NTC 6 0 +V_S-5 15 0 -V_S+5 THWint TERM. THWext SPR1 2.5V SPR2 -2.5V CHANNEL RIGHT 4 **J** GPR REF HSD + PROTECTIONS 55 GPRS MUTE RIGHT CHANNEL SIGNAL OUTPUT LOWPASS FILTER ST-BY OUT RIGHT INTERFACE GNRS IN R+ \leftarrow CHANNEL RIGHT 64 K GNR ROCESSING LSD + PROTECTIONS IN R-50 SNR2 62 \longrightarrow PGND 61 SGND -V_S+V_{REFL} SNR1 DGND -V_S+V_{REFL} -V_S+V_{REFL} -V_S

Figure 1. Block and simplified application diagram

D00AU1198

Pin description TDA7570

2 Pin description






Table 2. Pins description

Pin number	Name	Function	Voltage limit (low)	Voltage limit (high)
1	N.C.	Not connected		
2	N.C.	Not connected		
3	N.C.	Not connected		
4	Gpr	Gate PMOS, right channel	+Vs-12V	30V
5	Gprs	Sense gate PMOS, right channel	+Vs-12V	30V
6	+Vs-5		+Vs-6	
7	Spr2	Sensing 2 PMOS, right channel		30V
8	Spr1	Sensing 1 PMOS, right channel		30V
9	+Vs-Vref1	Supply drivers PMOS	+Vs-12V	30V
10	pgnd	Power ground	0 (ref.)	
11	N.C.	Not connected		

TDA7570 Pin description

Table 2. Pins description (continued)

Pin number	Name	Function	Voltage limit (low)	Voltage limit (high)
12	+Vs	Positive power supply		30V
13	Spl1	Sensing 1 PMOS, left channel		30V
14	Spl2	Sensing 2 PMOS, left channel		30V
15	-Vs+5			-Vs+6
16	N.C.	Not connected		
17	Gpls	Sense gate PMOS, left channel	+Vs-12V	30V
18	Gpl	Gate PMOS, left channel	+Vs-12V	30V
19	N.C.	Not connected		
20	N.C.	Not connected		
21	Gnl	Gate NMOS, left channel	-30V	-Vs+12V
22	Gnls	Gate NMOS, left channel	-30V	-Vs+12V
23	Snl2	Sensing 2 NMOS, left channel	-30V	
24	Snl1	Sensing 1 NMOS, left Channel	-30V	
25	-Vs+Vrefl	Supply drivers NMOS. left channel	-30V	-Vs+12V
26	-Vs	Negative power supply	-30V	
27	-Vs	Negative power supply	-30V	
28	Feed L in	Feedback network left channel	-5V	5V
29	CDsel1	Clip detector selection 1		5.5V
30	CD sel2	Clip detector selection 2		5.5V
31	CD	Clip detector output		5.5V
32	dgnd	Digital ground	0 (ref)	
33	I-O-FCLK	Clock frequency input/output pin		5.5V
34	O0-I5	Input/output FCLK selection 0 = Output; 1 = Input		5.5V
35	N.C.	Not connected		
36	THWint	Internal thermal warning output		5.5V
37	THWext	External thermal warning output		5.5V
38	NTC	Sensing resistors network		5.5V
39	N.C.	Not connected		
40	5Vdig	Digital 5V supply output		5.5V
41				
42	+Vs-low	Positive voltage supply low power		30V
43	N.C.	Not connected		
44	N.C.	Not connected		

Pin description TDA7570

Table 2. Pins description (continued)

	in the decomption (continued)					
Pin number	Name	Function	Voltage limit (low)	Voltage limit (high)		
45	IN L-	Left channel negative input	-3V	3V		
46	IN L+	Left channel positive input	-3V	3V		
47	N.C.	Not connected				
48	N.C.	Not connected				
49	IN R+	Right channel positive input	-3V	3V		
50	IN R-	Right channel negative input	-3V	3V		
51	N.C.	Not connected				
52	-2.5V	Signal -2.5V supply output -2.75V				
53	sgnd	Signal ground 0 (ref)				
54	+2.5V	Signal 2.5V supply output		2.75V		
55	MUTE	Mute input		5.5V		
56	ST-BY	Stand by input		6V		
57	Feed R in	Feedback network right channel	-5	5V		
58	-Vs	Negative voltage supply	-30V			
59	-Vs	Negative voltage supply	-30V			
60	-Vs+Vrefr	Supply drivers NMOS. Right channel	-30V	-Vs+12V		
61	Snr1	Sensing 2 NMOS, right channel	-30V			
62	Snr2	Sensing 1 NMOS, right channel	-30V			
63	Gnrs	Sense gate NMOS, right channel	-30V	-Vs+12V		
64	Gnr	Gate NMOS, right channel	-30V	-Vs+12V		

3 Electrical specifications

3.1 Absolute maximum ratings

Table 3. Absolute maximum ratings

Symbol	Parameter	Value	Unit
±V _S	Operating supply voltage	±30	V
P _{tot}	Power dissipation T _{case} = 85°C	21	W
T _j	Junction temperature, operating range	-40 to 150	°C
T _{stg}	Storage temperature, operating range	-55 to 150	°C

3.2 Thermal data

Table 4. Thermal data

Symbol	Parameter	Value	Unit
R _{th j-case}	Thermal resistance junction to case	3	°C/W

3.3 Electrical characteristics

Table 5. Electrical characteristics

(V_S = ±25V, R_L = 4Ω , f = 100Hz, T_j = 25° C, Gain = 28dB, application circuit shown in *Figure 3*, 2x65/1x130W system, unless otherwise specified.)

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
±V _S	Operating supply voltage		±12		±30	V
Iq	Quiescent supply current	$V_{st-by} = 5V$, $F_{switching} = 352.8$ kHz from $+V_S$ from $+V_S$ -low	20 5.4	25 7	35 9	mA mA
		from -V _S	20	25	35	mA
1 .	Quiescent supply current	$V_{\text{st-by}} = 0$ from $+V_{\text{S}}$	0.35	0.5	0.65	mA
I _{st-by}	Quiescent suppry current	$V_{\text{st-by}} = 0$ from $-V_{\text{S}}$	-0.2	-0.3	-0.4	mA
V	Output offset voltage	Output-GND (single-ended)			350	mV
V _{os}	Output onset voltage	Output L - Output R (bridge)			120	mV
Po	Output Power	Single-ended, @ THD = 1% 2 x 70W system		70		W
' 0	Output i Owei	Bridge, @ THD = 1% 1 x 250W system		250		W
P _d	Power dissipation of the TDA7570	Quiescent condition		1.5	1.75	W

Table 5. Electrical characteristics (continued)


(V_S = ±25V, R_L = 4Ω , f = 100Hz, T_j = 25° C, Gain = 28dB, application circuit shown in *Figure 3*, 2x65/1x130W system, unless otherwise specified.)

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
P _{dt}	Power dissipation of the external power transistors (total)	@ P _{out} = 25W, bridge configuration		10		W
TUD	Total harmania diatartian	@ P _{out} = 10 W, single ended		0.1		%
THD	Total harmonic distortion	@ P _{out} = 40 W, bridge		0.03	0.1	%
G	Gain	single-ended	27	28	29	dB
G	Gain	Bridge	33	34	35	dB
E _n	Output noise Single_Ended	"A" weighted		200		μV
E	Output noise bridge	"A" weighted		150		μV
ΔG _e	Delta gain error between channels	f = 1kHz, after output filter of TBD order, 20kHz butterworth			0.5	dB
R _i	Input resistance	Single-ended	7	10	13	ΚΩ
R _i	Input resistance	Bridge	3.5	5	6.5	ΚΩ
V _{gspth}	Threshold voltage of the Pchannel V _{gs} sensor (VSpx1 - VGpxs)		2.5	3	3.5	V
V _{gsnth}	Threshold voltage of the Pchannel V _{gs} sensor (VGnxs - VSnx1)		2.5	3	3.5	V
c _t	Crosstalk	$f = 1kHz, V_0 = 2Vrms$	50	60		dB
A _m	Mute attenuation	V _o = 2Vrms	70	80		dB
SVR	Supply voltage rejection	$f = 100Hz, V_r = 0.5V$	50	60		dB
F _{SW}	Switching frequency		250	310	360	KHz
V _{il}	Logic inputs low level voltage				1.5	V
V _{ih}	Logic inputs high level voltage		2.3			V
CLIP DET	ECTOR					
Vcd	Clip detector pin max operating voltage (open drain)				5.5	V
CDI	Clip detector pin leakage current	CD off			1	μΑ
CDs	Clip detector pin saturation voltage	CD on, 1mA			1	V
		CDsel1=0, CDsel2=0 (near clipping detection)			0.5	%
CDi	Clip detector THD intervention	CDsel1=0, CDsel2=1		1		%
		CDsel1=1, CDsel2=0		5		%
		CDsel1=1, CDsel2=1		8		%

Electrical characteristics (continued) Table 5. (V_S = ±25V, R_L = 4Ω , f = 100Hz, T_j = 25° C, Gain = 28dB, application circuit shown in *Figure 3*, 2x65/1x130W system, unless otherwise specified.)

		1			Unit
TIONS					
Chip thermal warning intervention			150		°C
Thermal shut-down chip			160		°C
Thermal shut-down chip hysteresis			10		°C
External thermal warning intervention		5Vdig x 0.45	5Vdig x 0.48	5Vdig x 0.51	V
External thermal shut-down intervention		5Vdig x 0.37	5Vdig x 0.4	5Vdig x 0.43	V
External thermal shut-down hysteresis		5Vdig x 0.037	5Vdig x 0.04	5Vdig x 0.043	V
Protection intervention voltage Pchannel (Vspx1-Vspx2)		85	100	120	mV
Protection intervention voltage Nchannel (Vsnx2-Vsnx1)		85	100	120	mV
Current input pins 7, 13		150	200	260	μΑ
Current output pins 24, 61		-150	-200	-260	μΑ
High level output voltage (Gpl, Gpr)			+V _s -10		V
Low level output voltage (Gpl, Gpr)			+V _s		V
High level output voltage (Gnl, Gnr)			-V _s		V
Low level output voltage (Gnl, Gnr)			-V _s +10		V
High level output sink current (Gpl, Gpr, peak)			2.2		Α
Low level output source current (Gpl, Gpr, peak)			2.7		Α
High level output sink current (Gnl, Gnr, peak)			2.5		Α
Low level output source current (Gnl, Gnr, peak)			1.7		Α
L POWER SUPPLY					
5Vdig pin output voltage	Reference: dgnd pin	4.3	4.8	5.3	V
2.5V pin output voltage	Reference: sgnd pin	2.15	2.4	2.65	V
-2.5V pin output voltage	Reference: sgnd pin	-2.15	-2.4	-2.65	V
Vref1 pin output voltage	Reference: + Vs pin	8.6	9.6	10.6	V
Vrefl, Vrefr pin output voltage	Reference: - Vs pin	-8.6	-9.6	-10.6	V
	Thermal shut-down chip Thermal shut-down chip hysteresis External thermal warning intervention External thermal shut-down intervention External thermal shut-down hysteresis Protection intervention voltage Pchannel (Vspx1-Vspx2) Protection intervention voltage Nchannel (Vsnx2-Vsnx1) Current input pins 7, 13 Current output pins 24, 61 High level output voltage (Gpl, Gpr) Low level output voltage (Gnl, Gnr) High level output voltage (Gnl, Gnr) High level output voltage (Gnl, Gnr) High level output sink current (Gpl, Gpr, peak) Low level output source current (Gnl, Gnr, peak) Low level output source current (Gnl, Gnr, peak) Low level output source current (Gnl, Gnr, peak) Low level output voltage 2.5V pin output voltage 2.5V pin output voltage -2.5V pin output voltage	Thermal shut-down chip Thermal shut-down chip hysteresis External thermal warning intervention External thermal shut-down intervention External thermal shut-down hysteresis Protection intervention voltage Pchannel (Vspx1-Vspx2) Protection intervention voltage Nchannel (Vsnx2-Vsnx1) Current input pins 7, 13 Current output pins 24, 61 High level output voltage (Gpl, Gpr) Low level output voltage (Gpl, Gpr) High level output voltage (Gnl, Gnr) Low level output voltage (Gnl, Gnr) High level output sink current (Gpl, Gpr, peak) Low level output source current (Gpl, Gpr, peak) Low level output sink current (Gnl, Gnr, peak) Low level output source current (Gnl, Gnr, peak) Low level output source current (Ron, Ron, peak) Low level output source current (Ron, Ron, peak) Reference: sgnd pin 2.5V pin output voltage Reference: sgnd pin Vref1 pin output voltage Reference: + Vs pin	Thermal shut-down chip Thermal shut-down chip hysteresis External thermal warning intervention External thermal shut-down intervention External thermal shut-down yesteresis External thermal shut-down intervention External thermal shut-down yesteresis External thermal shut-down yesteresis External thermal shut-down yesteresis External thermal shut-down yesteresis Protection intervention voltage yesteresis Protection intervention voltage yesteresis Res Bas External thermal shut-down yesteresis External thermal yesteresis Externa	Thermal shut-down chip 160 160 160 Thermal shut-down chip hysteresis 10 10 External thermal warning intervention 5Vdig x 0.45 x 0.48 x 0.45 x 0.48 x 0.45 x 0.48 External thermal shut-down intervention 5Vdig x 0.37 x 0.4 External thermal shut-down intervention 5Vdig x 0.037 x 0.4 External thermal shut-down hysteresis 5Vdig x 0.037 x 0.04 External thermal shut-down hysteresis 5Vdig x 0.037 x 0.04 External thermal shut-down hysteresis 5Vdig x 0.037 x 0.04 External thermal shut-down hysteresis 5Vdig x 0.037 x 0.04 External thermal shut-down hysteresis 85 100 External thermal shut-down hysteresis 150 200 External thermal shut-down hysteresis 150 External thermal shut-down hy	Thermal shut-down chip 160 160 Thermal shut-down chip hysteresis 10 10 External thermal warning intervention 5Vdig x 0.45 x 0.48 x 0.51 External thermal shut-down intervention 5Vdig x 0.37 x 0.4 x 0.43 External thermal shut-down hysteresis 5Vdig x 0.037 x 0.04 x 0.043 x 0.037 x 0.04 x 0.043 x 0.037 x 0.04 x 0.043 x 0.043 Protection intervention voltage Pchannel (Vspx1-Vspx2) 85 100 120 130

Figure 3. Application diagrams



3.4 Notes on the electrical schematic shown in *Figure 3*

3.4.1 Main characteristics

- 2 channels single-ended or 1 channel bridge PWM amplifier
- Power output: see *Table 5*
- Gain single-ended = 28 dB
- Gain bridge = 34dB
- Clip detector settled at THD=10%
- Internal master oscillator

The schematic is depicted showing the suggested structure of the printed circuit board tracks (star points, high current path, components placement).

To avoid malfunctioning due to the parasitic inductance, short connections lengths are recommended.

Table 6. Component characteristics

Component (See schematic of <i>Figure 4</i>)	Minimum load: 2 x 4 Ohm single-ended or 8 Ohm bridge (2 x 65W / 1 x 130W)	Minimum load: 2 x 2 Ohm single-ended or 4Ohm bridge (2 x 125W / 1 x 250W))
P-MOS-L P-MOS-R	STP12PF06	2 x STP12PF06 in parallel
N-MOS-L N-MOS-R	STP14NF06	2 x STP14NF06 in parallel
Rp-N-L2 RP-P-L2 Rp-N-R2 Rp-P-R2	Not present	4.7K

4 Functions, pins and components description

4.1 Components with critical placement and type:

- Ci-L1, Ci-L2, Ci-R1, Ci-R2 must be placed as near as possible to the sources of the respective power MOS. If 2 power MOS in parallel are needed, can be useful to place a couple of capacitors for each couple of power MOS. These capacitors are needed to absorb the high di/dt current present during the Pchannel/Nchannel and Nchannel/Pchannel transition that can cause high peak voltages on the power supply wiring connection due to their parasitic inductance.
- The capacitors placed between +Vs to GND and to -Vs are distributed along the power lines. With P.C. board with very short connections, some of these capacitors can be avoided (Cvs-1, Cvs-2, Cd3, Cd4, Cd5, Cd6).
- The current sensing resistors Rsens-N-L, Rsens-P-L, Rsens-P-R and Rsens-N-R must be not inductive components, as example, made by a costant an wire.


4.2 Input capacitors

• The value of the input capacitors (Cin-L+, Cin-L-, Cin-R+, Cin-R- depends on the desired -3dB high pass cutoff frequency, following the formula:

$$F(3dB) = \frac{1}{6.28 \cdot 10000 \cdot C_{in}}$$

4.3 Short circuit protection current calculation

Figure 4. Short circuit protection current diagram (example for the N-channel)



$$I_{lim} = \frac{1}{Rsens} \left(\frac{Vpx \cdot (Rp1 + Rp2)}{Rp2} + VfiI \right)$$

$$I_{lim} = \frac{1}{Rsens}(Vpx + VfiI) \leftarrow if Rp2 is not used$$

4.4 External thermal protection network

Example of external thermal protection circuitry

- Components:
 - type: B57621 C621/100k/+
 - $R_{text} = 10K$
- Results (simulations):
 - External thermal warning temperature intervention: 90 °C
 - External thermal shut down temperature intervention: 100 °C
 - External thermal shut down hysteresis: 6 °C

4.5 Gate driving network

The main purpose of the 27 Ohm resistors Rd-N-L, Rd-P-L, Rd-N-R and Rd-P-R are the following:

- 1) Dumping of the L-C equivalent circuit done by the parasitic inductance and capacitance present in the circuit
- 2) Reduction of the dv/dt of the Vgs and then reduction of the di/dt of the drain current of the power MOS.

The R-C snubber network done by:

- Rs-N-L, Cs-N-L
- Rs-P-L, Cs-P-L
- Rs-N-R, Cs-N-R
- Rs-P-R, Cs-P-R

Are in the direction to increase the dumping (point 1) and reduce the dv/dt (point 2.

The value of these components is also depending on the layout structure. With a reduction of the parasitic inductance present in the P.C. board layout, in the region around the power transistors, the value of these components can be reduced, giving advantage in terms of THD, mainly at mid-high power levels, due to the reduction of the "dead zone".

The minimum suggested value of Rd-x-x is around 10Ω , while, is some cases, Rs-x-x and Cs-x-x can be removed.

4.6 External connections

• CD, THWEXT, THWINT

These pins, if used, it must be connected to a pull-up resistor (>10k Ω) connected to a supply voltage referred to the receiver device (as example, a μP). Max 10V.

- MUTE To have a soft mute-play and play-mute transition, an R-C network can be applied (as example $47k\Omega$, $1\mu F$)
- ST-BY To avoid pop noise due to multiple ST-BY parasitic pulses, an R-C network can be added (as example $47k\Omega$, $0.1\mu F$)
- +V_s-low This pin supply the low voltage circuits. It can be connected to the +Vs or to a reference voltage comprising between 12V to +Vs.

- A connection to +Vs through a 100 Ω resistor, together a 1 μ F capacitor placed from +Vs-low and GND is possible too.
- NL+, INL-, INR+, INR- Input pins. The sign is referred to the input of the differential-to-singleended amplifier. Because the power stage is an inverting stage, the output of the amplifier is with opposite sign with respect these pins. For bridge operation, the connection INL+ must be shorted to the INR- and the connection INL- must be shorted to INR+


5 Package informations


In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect. The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.

Figure 5. HiQUAD-64 mechanical data and package dimensions

DIM.		mm			inch	
DIIVI.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
Α			3.15			0.124
A1	0		0.25	0		0.010
A2	2.50		2.90	0.10		0.114
А3	0		0.10	0		0.004
b	0.22		0.38	0.008		0.015
С	0.23		0.32	0.009		0.012
D	17.00		17.40	0.669		0.685
D1 (1)	13.90	14.00	14.10	0.547	0.551	0.555
D2	2.65	2.80	2.95	0.104	0.110	0.116
Е	17.00		17.40	0.669		0.685
E1 (1)	13.90	14.00	14.10	0.547	0.551	0.555
е		0.65			0.025	
E2	2.35		2.65	0.092		0.104
E3	9.30	9.50	9.70	0.366	0.374	0.382
E4	13.30	13.50	13.70	0.523	0.531	0.539
F		0.10			0.004	
G		0.12			0.005	
L	0.80 1.10 0.031 0.0					
N	10°(max.)					
S	0°(min.), 7°(max.)					

^{(1): &}quot;D1" and "E1" do not include mold flash or protusions
- Mold flash or protusions shall not exceed 0.15mm(0.006inch) per side





Revision history TDA7570

6 Revision history

Table 7. Document revision history

Date	Revision	Changes
29-Aug-2007	1	Initial release.

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2007 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

